

March 1988 Revised October 2000

## 74F657

# Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and 3-STATE Outputs

### **General Description**

The 74F657 contains eight non-inverting buffers with 3-STATE outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA at the A Port and 64 mA at the B Port.

#### **Features**


- 300 Mil 24-pin slimline DIP
- Combines 74F245 and 74F280A functions in one package
- 3-STATE outputs
- B Outputs sink 64 mA
- 12 mA source current. B side
- Input diodes for termination effects


## **Ordering Code:**

Order Number	Package Number	age Number Package Description				
75F657SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F657SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbols**





# **Connection Diagram**



## **Unit Loading/Fan Out**

Din Names	December 1	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>		
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>0</sub> -A <sub>7</sub>	Data Inputs/	4.5/0.15	90 μΑ/– 90 μΑ		
	3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		
B <sub>0</sub> -B <sub>7</sub>	Data Inputs/	3.5/0.117	70 μΑ/–70 μΑ		
	3-STATE Outputs	600/106.6 (80)	–12 mA/64 mA (48 mA)		
T/R	Transmit/Receive Input	2.0/0.067	40 μΑ/–40 μΑ		
ŌĒ	Enable Input	2.0/0.067	40 μΑ/–40 μΑ		
PARITY	Parity Input/	3.5/0.117	70 μΑ/–70μΑ		
	3-STATE Output	600/106.6 (80)	–12 mA/64 mA (48 mA)		
ODD/EVEN	ODD/EVEN Parity Input	1.0/0.033	20 μΑ/–20 μΑ		
ERROR	Error Output	600/106.6 (80)	-12 mA/64 mA (48 mA)		

#### **Functional Description**

The Transmit/Receive  $(T/\overline{R})$  input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A Port to the B Port; Receive (active LOW) enables data from the B Port to the A Port.

The Output Enable (OE) input disables the parity and ERROR outputs and both the A and B Ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/R HIGH), the parity generator detects whether an even or odd number of bits on the A Port are HIGH and compares these with the condition of the parity select (ODD/EVEN). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is

In receiving mode ( $T/\overline{R}$  LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B Port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B Port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the  $\overline{\text{ERROR}}$ will be LOW indicating an error.

#### **Function Table**

Number of Inputs that		Inpu	ıts	Input/ Output	Out	tputs		
are HIGH	OE	T/R	ODD/ EVEN	Parity	ERROR	Outputs Mode		
0, 2, 4, 6, 8	L	Н	Н	Н	Z	Transmit		
	L	Н	L	L	Z	Transmit		
	L	L	Н	Н	Н	Receive		
	L	L	Н	L	L	Receive		
	L	L	L	Н	L	Receive		
	L	L	L	L	Н	Receive		
1, 3, 5, 7	L	Н	Н	L	Z	Transmit		
	L	Н	L	Н	Z	Transmit		
	L	L	Н	Н	L	Receive		
	L	L	Н	L	Н	Receive		
	L	L	L	Н	Н	Receive		
	L	L	L	L	L	Receive		
Immaterial	Н	Х	Х	Z	Z	Z		

H = HIGH Voltage Level

#### **Function Table**

Inp	outs	Outputs			
ŌĒ	T/R				
L	L	Bus B Data to Bus A			
L	Н	Bus A Data to Bus B			
Н	X	High-Z State			


H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

L = LOW Voltage Level

X = Immaterial



## **Absolute Maximum Ratings**(Note 1)

-65°C to +150°C Storage Temperature

Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias  $-55^{\circ}C$  to  $+150^{\circ}C$ V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30 mA to +5.0 mA Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ ) Standard Output -0.5V to  $V_{CC}$ 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

## **Recommended Operating Conditions**

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**


Symbol	Paramet	er	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Vol	tage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					$I_{OH} = -1 \text{ mA } (A_n)$
	Voltage	10% V <sub>CC</sub>	2.4					$I_{OH} = -3 \text{ mA } (A_n B_n, Parity, \overline{ERROR})$
		10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA } (B_n, Parity, \overline{ERROR})$
		5% V <sub>CC</sub>	2.7					$I_{OH} = -1 \text{ mA } (A_n)$
		$5\% V_{CC}$	2.7					$I_{OH} = -3 \text{ mA } (A_n, B_n, Parity, \overline{ERROR})$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	$I_{OL} = 24 \text{ mA } (A_n)$
	Voltage	10% V <sub>CC</sub>			0.55	v	IVIIII	$I_{OL} = 64 \text{ mA } (B_n \text{ Parity, } \overline{\text{ERROR}})$
I <sub>IH</sub>	Input HIGH				20			V <sub>IN</sub> = 2.7V (ODD/EVEN)
	Current				40	μΑ	Max	V <sub>IN</sub> 2.7V (T/R, OE)
I <sub>BVI</sub>	Input HIGH Current				400		V 0	$V_{IN} = 7.0V (T/R, \overline{OE}, ODD/\overline{EVEN})$
	Breakdown Test				100	μΑ	V <sub>CC</sub> = 0	V <sub>IN</sub> = 7.0V (1/R, OE, ODD/EVEN)
I <sub>BVIT</sub>	Input HIGH Current				1.0	mA	Max	$V_{IN} = 5.5V$ (Parity, $B_n$ )
	Breakdown Test (I/O)				2.0	IIIA	IVIAX	$V_{IN} = 5.5V (A_n)$
I <sub>IL</sub>	Input LOW				-20	^	May	V <sub>IN</sub> = 0.5V (ODD/EVEN)
	Current				-40	μΑ	Max	$V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$
I <sub>OZH</sub>	Output Leakage Curre	nt			50	μΑ	Max	V <sub>OUT</sub> = 2.7V (ERROR)
I <sub>OZL</sub>	Output Leakage Curre	nt			-50	μΑ	Max	V <sub>OUT</sub> = 0.5V (ERROR)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage				70	μА	Max	$V_{I/O} = 2.7V (B_n, Parity)$
	Current				90	μ	Wax	$V_{I/O} = 2.7V (A_n)$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage				-70	μА	Max	$V_{I/O} = 0.5V (B_n, Parity)$
	Current				-90	μ	max	$V_{I/O} = 0.5V (A_n)$
los	Output Short-Circuit		-60		-150	mA	Max	$V_{OUT} = 0V (A_n)$
	Current		-100		-225	1117 (	Wax	$V_{OUT} = 0V (B_n, Parity, \overline{ERROR})$
I <sub>CEX</sub>	Output HIGH Leakage				250	μΑ	Max	$V_{OUT} = V_{CC} (\overline{ERROR})$
	Current				1.0	mA	Max	$V_{OUT} = V_{CC} (B_n, Parity)$
					2.0	mA	Max	$V_{OUT} = V_{CC} (A_n)$
$I_{ZZ}$	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V (A_n, B_n, Parity, \overline{ERROR})$
I <sub>CCH</sub>	Power Supply Current			101	125	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			112	150	mA	Max	$V_O = LOW$
I <sub>CCZ</sub>	Power Supply Current			109	145	mA	Max	V <sub>O</sub> = HIGH Z

# **AC Electrical Characteristics**

	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units	
Symbol										
		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF			
		Min	Тур	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay	2.5	4.5	8.0	2.5	9.5	2.5	9.0	ns	
t <sub>PHL</sub>	$A_n$ to $B_n$ , $B_n$ to $A_n$	3.0	4.9	7.5	3.0	8.5	3.0	8.0	115	
t <sub>PLH</sub>	Propagation Delay	6.5	10.1	14.0	5.5	18.0	6.0	16.0	ns	
t <sub>PHL</sub>	A <sub>n</sub> to Parity	7.0	10.9	15.0	5.5	20.5	6.0	16.5	115	
t <sub>PLH</sub>	Propagation Delay	4.5	7.8	11.0	4.0	14.0	4.0	13.0	ns	
t <sub>PHL</sub>	ODD/EVEN to PARITY	4.5	8.8	12.0	4.5	16.5	4.5	13.5	115	
t <sub>PLH</sub>	Propagation Delay	4.5	7.5	11.0	4.0	14.0	4.0	13.0	ns	
t <sub>PHL</sub>	ODD/EVEN to ERROR	4.5	8.2	12.0	4.5	16.5	4.5	13.5	115	
t <sub>PLH</sub>	Propagation Delay	8.0	14.0	20.5	7.5	27.0	7.5	23.0	no	
t <sub>PHL</sub>	B <sub>n</sub> to ERROR	8.0	15.0	21.5	7.5	28.5	7.5	23.5	ns	
t <sub>PLH</sub>	Propagation Delay	7.0	10.8	15.5	6.0	20.0	6.0	17.0	ns	
t <sub>PHL</sub>	PARITY to ERROR	7.5	11.8	16.5	6.5	22.0	7.5	18.5	115	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	ns	
t <sub>PZL</sub>	OE to A <sub>n</sub> /B <sub>n</sub>	4.0	6.5	10.0	3.5	13.5	3.5	11.0	115	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.5	8.0	1.0	9.5	1.0	9.0	20	
t <sub>PLZ</sub>	OE to A <sub>n</sub> /B <sub>n</sub>	1.0	4.9	7.5	1.0	8.5	1.0	8.0	ns	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	200	
t <sub>PZL</sub>	OE to ERROR (Note 3)	4.0	7.7	10.0	3.5	13.5	3.5	11.0	ns	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.5	8.0	1.0	9.5	1.0	9.0	ne	
t <sub>PLZ</sub>	OE to ERROR	1.0	4.9	7.5	1.0	8.5	1.0	8.0	ns	
t <sub>PZH</sub>	Output Enable Time	3.0	5.0	8.0	2.5	11.0	2.5	9.5	ns	
t <sub>PZL</sub>	OE to PARITY	4.0	7.7	10.0	3.5	13.5	3.5	11.0	ns	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.6	8.0	1.0	9.5	1.0	9.0	ns	
t <sub>PLZ</sub>	OE to PARITY	1.0	5.1	7.5	1.0	8.5	1.0	8.0	115	

Note 3: These delay times reflect the 3-STATE recovery time only and not the signal time through the buffers or the parity check circuity. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output Enable Time).





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com